Code No.: 15444 S N/O

## VASAVI COLLEGE OF ENGINEERING (AUTONOMOUS), HYDERABAD

Accredited by NAAC with A++ Grade

## B.E. (E.C.E.) V-Semester Supplementary Examinations, June-2023 **Integrated Circuits and Applications**

Time: 3 hours

Max. Marks: 60

Note: Answer all questions from Part-A and any FIVE from Part-B

Part-A  $(10 \times 2 = 20 \text{ Marks})$ 

Q. No	Stem of the question	I	M	L	CO	PC
1.	Write the ideal characteristics of Op-Amp.		2	1	1	1
2.	Draw the transfer characteristics of comparator given below. Assume $+V_{sat} = -V_{sat} = 15V$ , $V_{ref} = 5V$ and Op-amp is ideal.	e 2	2	2	2	1
	V <sub>in</sub> V <sub>cc</sub> V <sub>o</sub> V <sub>ref</sub> V <sub>ec</sub>					
3.	State the advantages and disadvantages of Active filters.	2	1	1	2	
4.	A mono stable multivibrator is designed using 555 timer. Determine the value of resistance required for output pulse with of 1.1ms. Assume $C=0.1\mu F$ .				3	2
5.	List features of IC723 voltage regulator.	2	1		3	1
6.	Determine the resolution of 8-bit ADC for full scale input voltage of 10mv.		2		3	2
7.	Define figure of merit and noise margin of a logic gate.	2	1	2	4	1
8.	Determine fanout of a logic gate for $I_{OH}=1mA$ , $I_{OL}=10mA$ , $I_{IH}=1\mu A$ and $I_{IL}=1mA$ .	2	2	4		2
9.	Draw the circuit diagram of 3-bit adder using IC7483.	2	2	5	8	1
0.	What are the applications of a shift register?	2	2	5		1
	Part-B ( $5 \times 8 = 40 \text{ Marks}$ )			58		
. a) 3	Design a closed loop inverting amplifier using On Arms for	4	3	1	3	,PSO1
b) I	Explain the working of sample and hold circuit using Op-amp with the nelp of neat circuit diagram.	4	2	2		2

Code No.: 15444 S N/O

12. a)	Design a second order low pass Butterworth filter for cutoff of	4	3	2	3, PSO1
	frequency of 1KHz. Assume C-1µ1.	4	1	3	2
b)	Explain the operation of Astable multivibrator using 555 timer.	4	3	3	3, PSO1
13. a)	Design a voltage regulator using IC723 for an output of 5V and maximum load current of 25mA.				2
b)	Describe the working of dual slope ADC with the help of neat circuit	4	2	3	2
	diagram.		2	4	2
14. a)	Draw the diagram of 2-input standard TTL NAND gate and explain its	7	2		
	working.	4	3	4	2
b)		4	3	5	3
15. a)	Design a 8-bit magnitude comparator using IC 7485.	4	3	5	3, PSO1
b	Design a Mod-8 counter using IC7490.				3
16. a	Design a lossy integrator using Op-Amp for an input signal frequency of 1KHz and pass band gain of 2.	f 4	3	1	
b	of IC 8038 function generator and describe its	s 4	2	3	2
	Answer any <i>two</i> of the following:				
17.	Answer any two of the following.	n 4	1 2	. 2	2
	Explain the operation of inverted R-2R Ladder type DAC with a example.		4 1	. 4	2, PSO1
	Draw the circuit diagram of tri-state TTL NOT gate and explain is working.	ts 4	4 1	l 4	2,1501
	c) Design a pseudo random sequence generator using 4-bit shift regist	er	4 .	3 5	3

M: Marks; L: Bloom's Taxonomy Level; CO; Course Outcome; PO: Programme Outcome

	3 Turionia			
		20%		
i)	Blooms Taxonomy Level – 1	40%		
ii)	Blooms Taxonomy Level – 2	40%		
iii)	Blooms Taxonomy Level – 3 & 4			

\*\*\*\*